

Preliminary

Linear Image Sensor

Product Name

C206

Approval

Notes

CMOS Sensor Inc.
20045 Stevens Creek Blvd.,
Suite 1A
Cupertino, CA., 95014
Tel: (408) 366-2898
Fax: (408) 366-2698

Approved

Checked

Designed

Issued

December 2008

Revision No.

A3

All specifications of this device are subject to change without notice.

Revision control sheet

Rev	Date	From	Description
A1	Jun. 2006	S. Lin	<ol style="list-style-type: none">1. Add 560 pF from Vout to ground2. Change sensitivity from 200 V/lux-sec to 100 V/lux-sec3. Remove 300 dpi resolution4. Power supply for either 5 V or 3.3 V
A2	Sept. 2007	S. Lin	<ol style="list-style-type: none">1. Video signal stable time: 150 ns
A3	Dec. 2008	S. Lin	<ol style="list-style-type: none">1. Timing diagram updated: output of the first pixel comes out at 29th CP

--	--	--	--

C206 PRODUCT SPECIFICATIONS

Introduction.....	4
Terminal Description.....	5
Functional Block Diagram.....	5
Bonding Pad Layout Diagram.....	6
Bonding Pad Description.....	7
Electro-Optical Characteristics.....	7
Absolute Maximum Rating.....	9
Recommended Operating Conditions.....	9
Timing Diagram.....	10
Switching Characteristics.....	11
Switching Waveforms.....	11
CIS Module Schematic	12
IC Chip Layout of a Wafer.....	13
Scribe Line Layout Diagram.....	14
Microscope Inspection Specifications.....	15,16
Shipping Package	17,18

Introduction

1. Features:

- High Speed up to 10 MHz Pixel rate
- Sensitivity up to 100V/Lux-Sec for 600 dpi
- 344 x 1 image sensing elements
- 600 dots per inch (dpi) resolution
- 42.3 μm pixel center-to-center spacing
- On-chip timing and clock driver
- On chip OP amplifier
- Very low fixed pattern noise
- Single 5 V or 3.3 V power supply
- 3.3 V input signal interface
- One analog output

2. Description:

C206 linear image sensor consists of buffer circuitry, timing generator, shift register, active pixel element array, chip selector, and on-chip differential amplifier. The timing generator provides all the timing circuitry. The active element array consists of 344 active pixel sensors (APS), correlated doubled sampling (CDS) circuitry, and buffer circuitry. The CDS circuitry is made by S/H1 and S/H2 for reset noise cancellation. On chip differential amplifier is used to cancel DC voltage and achieve a very high sensitivity of the analog video output. On chip differential amplifier also built-in a power down circuitry that controlled by chip selector to reduce the power consumption. The center to center spacing between two adjacent pixels is 42.3 μm . The photodiodes are parallel-dump and serial-readout devices controlled by a series of active shift registers. The device is easy to operate. In addition to the 5V power supply, only 2 clock signals (start pulse input SP and clock pulse input CP) are required to operate this device.

The device is designed for the application of silicon butting contact image sensors. The length of the chip is about 14.55 mm. One chip can be butted to another chip to form a long image sensor module. The length of the module can be extended to A6, A4, B4, A3, ... up to A0 size. For silicon butting CIS application, the serial data output (EP) of the first chip is connected to the serial data input (SP) of the next chip. The first chip of VDD1 is tied to VDD, the other is tied to ground. In this case, the first 26 clock cycles of the module is used for the dark reference voltage. This device can be used in a wide variety of applications such as color scanner, digital copier, mark reader, bar code reader, OCR, edge detector, positioning and optical encoding, etc.

Terminal Description

No	Symbol	I/O	Description
1	SP	I	Start pulse input
2	DP	O	Delay pulse output
3	IP	I	Input pulse
4	CP	I	Clock pulse input
5	RS_SEL	I	<ul style="list-style-type: none"> RS_SEL need connect to ground
6	DVSS	I	Logic ground; 0 V
7	DVDD	I	Logic power supply; 5 V
8	VDD1	I	To select for first chip; For CIS application, VDD1 of first chip connected to VDD, the rest of the chip connected to ground.
9	VOUT	O	Analog (Video) signal output; add 560pF to ground
10	VREF	I	Reference voltage for OP amp
11	AVSS*	I	Analog ground; 0 V
12	AVSS*	I	Analog ground; 0 V
13	AVDD**	I	Analog power supply; 5 V
14	AVDD**	I	Analog power supply; 5 V
15	EP	O	End of pulse output

*: pin 11 and pin 12 connected together on the chip

** : pin 13 and pin 14 connected together on the chip

Table 1. Terminal Description

Functional Block Diagram




Figure 1. Functional Block Diagram

Bonding Pad Layout Diagram




Figure 2. Bonding pad layout diagram

Bonding Pad Description

Pin #	Symbol	Location (x , y) in unit of μm	Description
1	SP	(387, 86)	Start pulse input
2	DP	(762, 86)	Delay pulse output
3	IP	(2993, 86)	Input pulse
4	CP	(3372, 86)	Clock pulse input
5	RS_SEL	(4009, 86)	Need to connect to Ground
6	DVSS	(4929, 86)	Logic ground; 0 V
7	DVDD	(5210, 86)	Logic power supply; 5 V
8	VDD1	(6085, 86)	To select for first chip
9	VOUT	(12094, 86)	Analog (video) signal output
10	VREF	(12489, 86)	Reference voltage input; 1.4 V
11	AVSS	(12924, 86)	Analog ground; 0 V
12	AVSS	(13117, 86)	Analog ground; 0 V
13	AVDD	(13431, 86)	Analog power supply; 5 V
14	AVDD	(13626, 86)	Analog power supply; 5 V
15	EP	(14041, 86)	End of pulse output

Table 2. Bonding pad description

Note: Origin: (0 μm , 0 μm) at the left corner of the chip.
 Location: (x μm , y μm) is measured at the center of the pad.
 Pad size: (125 μm by 80 μm)
 Chip size: 380 μm by 14555 μm for the chip without scribe line.
 440 μm by 14610 μm with scribe lines.

Electro-Optical Characteristics

Test conditions:

Measured at $\phi_{\text{Cp}} = 1.66 \text{ MHz}$, $V_{\text{DD}} = 5\text{V}$, $t_{\text{int}}^{*(1)} = 0.45 \text{ ms}$, $\lambda^{*(2)} = 565 \text{ nm}$, $\text{Gain}^{*(4)} = 1$, $V_{\text{ref}} = 1.4 \text{ V}$
 $T_{\text{A}}^{*(5)} = 25 \text{ }^\circ\text{C}$, light intensity = 10 LUX.

[See readout circuitry (unless otherwise noted).]

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
	Sensitivity			100		V/lux s
V_{ref}	Reference voltage			1.4		V
f_{Clk}	Clock frequency			3	5	MHz
f_{px}	Pixel rate			6	10	MHz
V_{n}	Random noise			-		mVrms
$V_{\text{c}}^{*(6)}$	Compensated analog output voltage	Light on		1.0		V
$U_{\text{c}}^{*(7)}$	Compensated nonuniformity	Pixel 2 ~ 343**, within a chip	-10	---	+10	%
$U_{\text{p}_5\text{pix}}^{*(8)}$	8 pixel white level nonuniformity	Every 8 pixels, within a chip	-10	---	10	%

$U_{\text{cadj}}^{*(9)}$	Compensated adjacent pixel nonuniformity	Within a chip	-10	---	10	%
$C_c^{*(10)}$	Chip-chip compensated nonuniformity	Within a wafer	-15	---	+15	%
$V_d^{*(11)}$	Analog output voltage at dark level	Light off		1.4		V
$U_d^{*(12)}$	Dark signal nonuniformity	Within a chip			100	mV
$C_d^{*(13)}$	Chip-chip dark signal nonuniformity	Within a wafer	---	---	100	mV
	Image lag			0		%

Table 3. Electro-Optical characteristics

Definition:

1. t_{int} is the integration time. It is equal to the interval between two start pulses.
2. λ is the wavelength of the light source.
3. C_{ext} is the off-chip load capacitance for I_{out} .
4. Gain is the gain of an off-chip video operation amplifier.
5. TA is the ambient temperature.
6. $V_c = (V_{\text{cmax}} + V_{\text{cmin}}) / 2$
where V_{cmax} is the maximum compensated voltage of the whole array.
 V_{cmin} is the minimum compensated voltage of the whole array.
7. U_c is the pixel-to-pixel compensated photo response nonuniformity within a chip.
 $U_c = [(V_{\text{cmax}} - V_{\text{cmin}}) / 2] / V_c \times 100\%$
8. $U_{p_8\text{pix}} = \frac{\text{Max}\{\text{Max}[V_p(i), V_p(i+1), \dots, V_p(i+7)] - \text{Min}[V_p(i), V_p(i+1), \dots, V_p(i+7)]\}}{\{\text{Max}[V_p(i), V_p(i+1), \dots, V_p(i+7)] + \text{Min}[V_p(i), V_p(i+1), \dots, V_p(i+7)]\}}$
($i = 1, 2, \dots, 60$)
where $V_p(i)$ is the video signal output of a pixel # i
 $V_p(i+1)$ is the video signal output of a pixel # $(i+1)$
:
:
 $V_p(i+7)$ is the video signal output of a pixel # $(i+7)$
9. $U_{\text{cadj}} = \text{Max} [|(V_c(i) - V_c(i+1)) / V_c(i)| \times 100\%, (i = 2, 3, \dots, 343)$
where $V_c(i)$ is the compensated video signal output of a pixel # i
 $V_c(i+1)$ is the compensated video signal output of a pixel # $(i+1)$
10. C_c is the chip-to-chip compensated photo response nonuniformity within a wafer
 $C_c = [(V_c - V_{\text{cavg}}) / V_{\text{cavg}}] \times 100\%$
where V_{cavg} is the average compensated output signal of all chips within a wafer
11. $V_d = (V_{\text{dmax}} + V_{\text{dmin}}) / 2$
where V_{dmax} is the maximum dark voltage of the whole array.
 V_{dmin} is the minimum dark voltage of the whole array.
 $V_{\text{ref}} = 1.4 \text{ V}$
12. $U_d = V_{\text{dmax}} - V_{\text{dmin}}$
13. C_d is the chip-to-chip dark voltage nonuniformity within a wafer.
 $C_d = V_d - V_{\text{davg}}$
where V_{davg} is the average dark voltage of all chips within a wafer.

** Pixel # 1 and # 344 measured by $U_{p_8\text{pix}}$

Absolute maximum ratings:

Power supply voltage, V_{DD} ----- 7 V
 Power supply current, I_{DD} ----- 60 mA
 Digital input voltage range, V_{ih} ----- V_{DD}
 Digital input current range, I_{ih} ----- -20 mA to 20 mA
 Operating free-air temperature range, T_A ----- 0 °C ~ 50 °C
 Storage temperature range, T_{stg} ----- 25 °C ~ 70 °C

≠ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress rating only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended operating conditions:

Item	Symbol	Min.	Typ.	Max.	Unit
Power supply voltage	V_{DD}	4.5	5	5.5	V
Power supply current	I_{DD}		3.5		mA
Input voltage	V_i			V_{DD}	V
High level input voltage	V_{ih}	$V_{DD} \times 0.7$		V_{DD}	V
Low level input voltage	V_{iL}	0		$V_{DD} \times 0.3$	V
Clock frequency	f	0.1	3	5	MHz
Sensor integration time	t_{int}		1.0		ms
Wavelength of light source	λ	400		700	nm
Clock pulse high duty cycle		25	50	75	%
Operating free-air temperature	T_A	0		50	°C

Table 4. Recommended operating conditions.

Timing Diagram (for 600 dpi resolution; RS_SEL = 0)




Figure 3. Timing diagram.

Switching Characteristics

Item	Description	Symbol	Min	Typ.	Max	Unit
1	Clock cycle time	t_o		0.5		μs
2	Clock pulse duty cycle: t_w / t_o			50		%
3	Clock pulse width	t_w		250		ns
4	ϕ_{Sp} setup time	t_{ss}	50			ns
5	ϕ_{Sp} hold time	t_{sh}	50			ns
6	Video digital delay time	t_{pd}		50		ns
8	Video signal stable time	t_{s}		150		ns

Table 5. Switching characteristics

Switching Waveforms




Figure 4. Switching waveforms

CIS Module Schematic

Figure 5 shows the schematic of the Contact Image Sensor (CIS) module using C206 sensor chip. On the first chip, pin 1 is connected to pin 2. On all other chips, pin 2 is floating. The pin # 8 of first chip is connected to VDD, the other chips are connected to Ground. Therefore, the beginning of first 28 clock cycles represents a dark reference voltage on the module. This is used for the dark signal cancellation on the system.





Figure 5. An example of the CIS module schematic.

For module:

Pin # 8 of first chip is connected to VDD, the other is connected to Ground.


IC Chip Layout on a Wafer



Wafer thickness: 350 μm

Figure 6. Wafer map of C206 chip.







Scribe Line Layout Diagram (unit: micron)









Sensor dimension: 36 μm x 38 μm

Figure 7. Scribe line layout diagram.


Microscope Inspection Specifications

No.	ITEMS	INSPECTION CRITERION	SIMPLIFIED DIAGRAM
1	BAD METAL LINE	(1) DEFICIENT AND VOID METAL LINE $A \geq B/2$	
		(2) PROXIMITY AND SHORTING OF METAL LINE $A \leq B/2$ C IS SHORTED	
		(3) HILLOCK	
		(4) METAL RESIDUES	
2	BAD OXIDE LAYER	(1) OXIDE LAYER VOID UNDER METAL LINE	
		(2) OXIDE LAYER VOID ON METAL LINE TO THE ACTIVE DEVICE	
3	BAD DIFFUSION	(1) SHORT BETWEEN TWO DIFFUSION REIGONS	
		(2) DEFICIT DIFFUSION REGION $A \geq B/2$	

No.	ITEMS	INSPECTION CRITERION	SIMPLIFIED DIAGRAM
4	BAD BONDING PAD	(1) METAL LAYER VOID EITHER WITHIN PAD OR AT CORNER $D1 \geq D/5$ $D2 \geq D/5$ WHERE D IS THE SIZE OF THE BONDING PAD	
		(2) DISCOLORIZATION OF THE BONDING PAD METAL $D3 \geq D/5$	
		(3) MISSING BONDING PAD METAL	
5	BAD PASSIVATION LAYER	(1) PASSIVATION RESIDUE WITHIN PAD $D4 \geq D/5$ WHERE D IS THE PAD SIZE	
		(2) PASSIVATION VOID ON METAL LINES OR BE- TWEEN METAL LINES	
6	CONTAMINATION AND FOREIGN PARTICLES	(1) CONTAMINATION OR FOREIGN PARTICLE (a) WHICH HAS A SIZE GREATER THAN 50 MICRONS (b) WHICH CONNECTS BETWEEN TWO EXPOSED METAL PATTERNS	
		(2) CONTAMINATION OR FOREIGN PARTICLE ON THE BONDING PAD $D5 \geq D/5$	


Shipping Package

1. Basically, wafers in the containers shown are manufactured under the same conditions at the same time.
2. Wafers may be shipped in either of two package types:
 - (1) a round shipping package.
 - (2) a molded wafer shipper.



(repeat paraffin paper and wafer layers up to 100 wafers)

(1) ROUND SHIPPING PACKAGE



(2) MOLDED WAFER SHIPPER

2. Identification

A label should be attached to each shipping container.
The label must include the following items:

- (1) product name
- (2) lot number
- (3) quantity
- (4) test date

CMOS Sensor, Inc. reserves the right to make changes to its products or to discontinue any semiconductor product without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

CMOS Sensor, Inc. assumes no liability for application assistance, customer product design, or infringement of patents or services described herein. Nor does CMOS Sensor, Inc.'s warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of CMOS Sensor Inc. covering or relating to any combination, machine, or process in which such products or services might be or are used.