


Diagonal 6mm (Type 1/3) Progressive Scan CCD Solid-state Image Sensor with Square Pixel for B/W Cameras

Description

The ICX424ALB is a diagonal 6mm (Type 1/3) interline CCD solid-state image sensor with a square pixel array suitable for EIA black-and-white cameras. Progressive scan allows individual readout of the image signals from all pixels and it makes possible to realize full-frame still images without a mechanical shutter. High sensitivity and low dark current are achieved through the adoption of the HAD (Hole-Accumulation Diode) sensors.


The ICX424ALB package size is designed to be small than that of ICX424AL.

This chip is suitable for applications such as FA and surveillance cameras.



Features

- Progressive scan allows individual readout of the image signals from all pixels.
- High vertical resolution (480 TV-lines) still images without a mechanical shutter
- Square pixel
- Supports VGA format
- Horizontal drive frequency: 24.54MHz
- No voltage adjustments (reset gate and substrate bias are not adjusted.)
- High resolution, high sensitivity, low dark current
- Continuous variable-speed shutter
- Low smear
- Excellent anti-blooming characteristics
- Horizontal register: 5.0V drive
- 14-pin small ceramic package (φ10.3mm)



**Optical black position
(Top View)**

Device Structure

- Interline CCD image sensor
- Image size: Diagonal 6mm (Type 1/3)
- Number of effective pixels: 659 (H) × 494 (V) approx. 330K pixels
- Total number of pixels: 692 (H) × 504 (V) approx. 350K pixels
- Chip size: 5.79mm (H) × 4.89mm (V)
- Unit cell size: 7.4μm (H) × 7.4μm (V)
- Optical black: Horizontal (H) direction: Front 2 pixels, rear 31 pixels
Vertical (V) direction: Front 8 pixels, rear 2 pixels
- Number of dummy bits: Horizontal 16
Vertical 5
- Substrate material: Silicon

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

USE RESTRICTION NOTICE (December 1, 2003 ver.)

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the CCD products ("Products") set forth in this specifications book. Sony Corporation ("Sony") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a Sony subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of Sony on such a use restriction notice when you consider using the Products.

Use Restrictions

- The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by Sony from time to time.
- You should not use the Products for critical applications which may pose a life- or injury- threatening risk or are highly likely to cause significant property damage in the event of failure of the Products. You should consult your Sony sales representative beforehand when you consider using the Products for such critical applications. In addition, you should not use the Products in weapon or military equipment.
- Sony disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

Design for Safety

- Sony is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

Export Control

- If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations. You should be responsible for compliance with the said laws or regulations.

No License Implied

- The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that Sony and its licensors will license any intellectual property rights in such information by any implication or otherwise. Sony will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.

Governing Law


- This Notice shall be governed by and construed in accordance with the laws of Japan, without reference to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the court of first instance.

Other Applicable Terms and Conditions

- The terms and conditions in the Sony additional specifications, which will be made available to you when you order the Products, shall also be applicable to your use of the Products as well as to this specifications book. You should review those terms and conditions when you consider purchasing and/or using the Products.

Block Diagram and Pin Configuration

(Top View)



Pin Description

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	Vφ3	Vertical register transfer clock	8	VDD	Supply voltage
2	Vφ2	Vertical register transfer clock	9	SUBCIR	Supply voltage for the substrate voltage generation
3	Vφ1	Vertical register transfer clock	10	φSUB	Substrate clock
4	GND	GND	11	VL	Protective transistor bias
5	CGG	Output amplifier gate*1	12	φRG	Reset gate clock
6	GND	GND	13	Hφ1	Horizontal register transfer clock
7	VOUT	Signal output	14	Hφ2	Horizontal register transfer clock

*1 DC bias is applied within the CCD, so that this pin should be grounded externally through a capacitance of 1000pF.

Absolute Maximum Ratings

Item		Ratings	Unit	Remarks
Substrate clock ϕ SUB – GND		–0.3 to +36	V	
Supply voltage	V_{DD} , V_{OUT} , C_{GG} , SUBCIR – GND	–0.3 to +18	V	
	V_{DD} , V_{OUT} , C_{GG} , SUBCIR – ϕ SUB	–22 to +9	V	
Clock input voltage	$V_{\phi 1}$, $V_{\phi 2}$, $V_{\phi 3}$ – GND	–15 to +16	V	
	$V_{\phi 1}$, $V_{\phi 2}$, $V_{\phi 3}$ – ϕ SUB	to +10	V	
Voltage difference between vertical clock input pins		to +15	V	*2
Voltage difference between horizontal clock input pins		to +16	V	
$H_{\phi 1}$, $H_{\phi 2}$ – $V_{\phi 3}$		–16 to +16	V	
$H_{\phi 1}$, $H_{\phi 2}$ – GND		–10 to +15	V	
$H_{\phi 1}$, $H_{\phi 2}$ – ϕ SUB		–55 to +10	V	
V_L – ϕ SUB		–65 to +0.3	V	
$V_{\phi 2}$, $V_{\phi 3}$ – V_L		–0.3 to +27.5	V	
RG – GND		–0.3 to +20.5	V	
$V_{\phi 1}$, $H_{\phi 1}$, $H_{\phi 2}$, GND – V_L		–0.3 to +17.5	V	
Storage temperature		–30 to +80	°C	
Performance guarantee temperature		–10 to +60	°C	
Operating temperature		–10 to +75	°C	

*2 +24V (Max.) when clock width < 10 μ s, clock duty factor < 0.1%.

+16V (Max.) is guaranteed for power-on and power-off.

Bias Conditions

Item	Symbol	Min.	Typ.	Max.	Unit	Remarks
Supply voltage	V _{DD}	14.55	15.0	15.45	V	
Protective transistor bias	V _L	*1				
Substrate clock	φ _{SUB}	*2				
Reset gate clock	φ _{RG}	*3				

*1 V_L setting is the V_{VL} voltage of the vertical transfer clock waveform, or the same voltage as the V_L power supply for the V driver should be used.

*2 Set SUBCIR pin to open when applying a DC bias to the substrate clock pin.

*3 Do not apply a DC bias to the reset gate clock pins, because a DC bias is generated within the CCD.

DC Characteristics


Item	Symbol	Min.	Typ.	Max.	Unit	Remarks
Supply current	I _{DD}		7	9	mA	

Clock Voltage Conditions


Item	Symbol	Min.	Typ.	Max.	Unit	Waveform Diagram	Remarks
Readout clock voltage	V _{VT}	14.55	15.0	15.45	V	1	
Vertical transfer clock voltage	V _{VH02}	-0.05	0	0.05	V	2	V _{VH} = V _{VH02}
	V _{VH1} , V _{VH2} , V _{VH3}	-0.2	0	0.05	V	2	
	V _{VL1} , V _{VL2} , V _{VL3}	-7.8	-7.5	-7.2	V	2	V _{VL} = V _{VL1} (V _{VL3})/2 (During 24.54MHz)
	V _{VL1} , V _{VL2} , V _{VL3}	-8.0	-7.5	-7.0	V	2	V _{VL} = V _{VL1} (V _{VL3})/2 (During 12.27MHz)
	V _{φ1} , V _{φ2} , V _{φ3}	6.8	7.5	8.05	V	2	
	V _{VL1} - V _{VL3}			0.1	V	2	
	V _{VHH}			1.0	V	2	High-level coupling
	V _{VHL}			2.3	V	2	High-level coupling
	V _{VLH}			1.0	V	2	Low-level coupling
	V _{VLL}			1.0	V	2	Low-level coupling
Horizontal transfer clock voltage	V _{φH}	4.75	5.0	5.25	V	3	
	V _{HL}	-0.05	0	0.05	V	3	
	V _{CR}	0.8	2.5		V	3	Cross-point voltage
Reset gate clock voltage	V _{φRG}	4.5	5.0	5.5	V	4	
	V _{RGLH} - V _{RGLL}			0.8	V	4	Low-level coupling
	V _{RGL} - V _{RGLm}			0.5	V	4	Low-level coupling
Substrate clock voltage	V _{φSUB}	21.5	22.5	23.5	V	5	

Clock Equivalent Circuit Constants


Item	Symbol	Min.	Typ.	Max.	Unit	Remarks
Capacitance between vertical transfer clock and GND	$C_{\phi V1}$		3900		pF	
	$C_{\phi V2}$		3300		pF	
	$C_{\phi V3}$		3300		pF	
Capacitance between vertical transfer clocks	$C_{\phi V12}$		1000		pF	
	$C_{\phi V23}$		1000		pF	
	$C_{\phi V31}$		1000		pF	
Capacitance between horizontal transfer clock and GND	$C_{\phi H1}, C_{\phi H2}$		47		pF	
Capacitance between horizontal transfer clocks	$C_{\phi HH}$		30		pF	
Capacitance between reset gate clock and GND	$C_{\phi RG}$		6		pF	
Capacitance between substrate clock and GND	$C_{\phi SUB}$		560		pF	
Vertical transfer clock series resistor	R_1, R_2		33		Ω	
	R_3		18		Ω	
	R_{GND}		100		Ω	
Horizontal transfer clock series resistor	$R_{\phi H1}, R_{\phi H2}$		10		Ω	
Reset gate clock series resistor	$R_{\phi RG}$		39		Ω	



Vertical transfer clock equivalent circuit




Horizontal transfer clock equivalent circuit



Reset gate clock equivalent circuit


Drive Clock Waveform Conditions

(1) Readout clock waveform




Note) Readout clock is used by composing vertical transfer clocks $V_{\phi 2}$ and $V_{\phi 3}$.

(2) Vertical transfer clock waveform




(3) Horizontal transfer clock waveform



Cross-point voltage for the $H\phi_1$ rising side of the horizontal transfer clocks $H\phi_1$ and $H\phi_2$ waveforms is V_{CR} . The overlap period for t_{wh} and t_{wl} of horizontal transfer clocks $H\phi_1$ and $H\phi_2$ is t_{wo} .

(4) Reset gate clock waveform



V_{RGLH} is the maximum value and V_{RGLL} is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG.

In addition, V_{RGL} is the average value of V_{RGLH} and V_{RGLL} .


$$V_{RGL} = (V_{RGLH} + V_{RGLL})/2$$

Assuming V_{RGH} is the minimum value during the interval t_{wh} , then:

$$V_{\phi RG} = V_{RGH} - V_{RGL}$$

Negative overshoot level during the falling edge of RG is V_{RGLm} .

(5) Substrate clock waveform



(A bias generated within the CCD)

Clock Switching Characteristics (Horizontal drive frequency: 24.54MHz)

Item	Symbol	twh			twl			tr			tf			Unit	Remarks
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
Readout clock	V _T	2.3	2.5						0.5			0.5		μs	During readout
Vertical transfer clock	V _{φ1} , V _{φ2} , V _{φ3}										15		250	ns	When using CXD3400N
Horizontal transfer clock	H _{φ1}	10.5	14.6		10.5	14.6			6.4	10.5		6.4	10.5	ns	tf ≥ tr – 2ns
	H _{φ2}	10.5	14.6		10.5	14.6			6.4	10.5		6.4	10.5		
Reset gate clock	φRG	6	8			25.8			4			3		ns	
Substrate clock	φSUB	0.75	0.9							0.5			0.5	μs	When draining charge

Item	Symbol	two			Unit	Remarks
		Min.	Typ.	Max.		
Horizontal transfer clock	H _{φ1} , H _{φ2}	10.5	14.6		ns	*1

Clock Switching Characteristics (Horizontal drive frequency: 12.27MHz)

Item	Symbol	twh			twl			tr			tf			Unit	Remarks
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
Readout clock	V _T	4.6	5.0						0.5			0.5		μs	During readout
Vertical transfer clock	V _{φ1} , V _{φ2} , V _{φ3}										15		350	ns	When using CXD3400N
Horizontal transfer clock	H _{φ1}	24	30		25	31.5			10	17.5		10	17.5	ns	tf ≥ tr – 2ns
	H _{φ2}	26.5	31.5		25	30			10	15		10	15		
Reset gate clock	φRG	11	13			62.5			3			3		ns	
Substrate clock	φSUB	1.5	1.8							0.5			0.5	μs	When draining charge

Item	Symbol	two			Unit	Remarks
		Min.	Typ.	Max.		
Horizontal transfer clock	H _{φ1} , H _{φ2}	21.5	25.5		ns	*1

*1 The overlap period of twh and twl of horizontal transfer clocks H_{φ1} and H_{φ2} is two.


Image Sensor Characteristics

(Ta = 25°C)

Item	Symbol	Min.	Typ.	Max.	Unit	Measurement method	Remarks
Sensitivity	S	700	880		mV	1	1/30s accumulation conversion value
Saturation signal	Vsat	500			mV	2	Ta = 60°C
Smear	Sm		-100	-92	dB	3	
Video signal shading	SH			20	%	4	Zone 0, I
				25	%	4	Zone 0 to II'
Dark signal	Vdt			2	mV	5	Ta = 60°C
Dark signal shading	ΔVdt			0.5	mV	6	Ta = 60°C
Lag	Lag			0.5	%	7	

Note) All image sensor characteristic data noted above is for operation in 1/60s progressive scan mode.

Zone Definition of Video Signal Shading




Measurement System



Note) Adjust the amplifier gain so that the gain between [*A] and [*B] equals 1.

Image sensor readout mode

The diagram below shows the output methods for the following three readout modes.




1. Progressive scan mode

In this mode, all pixel signals are output in non-interlace format in 1/60s.

All pixel signals within the same exposure period are read out simultaneously, making this mode suitable for high resolution image capturing.

2. Field readout mode

All pixels are readout, 2-line transfer is performed during H blanking period and 2 pixels are added by horizontal register. (However, guarantees only at the time of a 12MHz drive.)



3. Center scan mode

This is the center scan mode using the progressive scan method.

The undesired portions are swept by vertical register high-speed transfer, and the picture center portion is cut out.

There are the mode (120 frames/s) which outputs 222 lines of an picture center portion, and the mode (240 frames/s) which outputs 76 lines.

Image Sensor Characteristics Measurement Method

◎ Measurement conditions

- (1) In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions.
- (2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black level (OB) is used as the reference for the signal output, which is taken as the value measured at point [*B] of the measurement system.

◎ Definition of standard imaging conditions

- (1) Standard imaging condition I:
Use a pattern box (luminance: 706cd/m², color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F8. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.
- (2) Standard imaging condition II:
Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

1. Sensitivity

Set to standard imaging condition I. After setting the electronic shutter mode with a shutter speed of 1/250s, measure the signal voltage (Vs) at the center of the screen, and substitute the value into the following formula.

$$S = V_s \times \frac{250}{30} \text{ [mV]}$$

2. Saturation signal

Set to standard imaging condition II. After adjusting the luminous intensity to 10 times the intensity with the average value of the signal output, 150mV, measure the minimum value of the signal output.

3. Smear

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, first adjust the luminous intensity to 500 times the intensity with the average value of signal output, 150mV. Then after the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value (VSm [mV]) of the signal output and substitute the value into the following formula.

$$S_m = 20 \times \log \left(\frac{V_{Sm}}{150} \times \frac{1}{500} \times \frac{1}{10} \right) \text{ [dB]} \text{ (1/10V method conversion value)}$$

4. Video signal shading

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the signal output is 150mV. Then measure the maximum (Vmax [mV]) and minimum (Vmin [mV]) values of the signal output and substitute the values into the following formula.

$$SH = (V_{max} - V_{min}) / 150 \times 100 \text{ [%]}$$

5. Dark signal

Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

6. Dark signal shading


After measuring 5, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula.

$$\Delta V_{dt} = V_{dmax} - V_{dmin} \text{ [mV]}$$


7. Lag

Adjust the signal output generated by strobe light to 150mV. After setting the strobe light so that it strobos with the following timing, measure the residual signal (Vlag). Substitute the value into the following formula.


$$\text{Lag} = (V_{lag}/150) \times 100 \text{ [%]}$$




Spectral Sensitivity Characteristics (Excludes lens characteristics and light source characteristics)



Drive Circuit




Drive Timing Chart (Vertical Sync) Progressive Scan Mode




Drive Timing Chart (Vertical Sync "a" Enlarged) Progressive Scan Mode/Center Scand Mode


"a" Enlarged




Drive Timing Chart (Horizontal Sync) Progressive Scan Mode




Drive Timing Chart (Vertical Sync) Center Scan Mode 1



Drive Timing Chart (Horizontal Sync) Center Scan Mode 1 (Frame Shift) ("b")




Drive Timing Chart (Horizontal Sync) Center Scan Mode 1 (High-speed Sweep) ("d")




- 20 -


Drive Timing Chart (Vertical Sync) Center Scan Mode 2



Drive Timing Chart (Horizontal Sync) Center Scan Mode 2 (Frame Shift) ("b")



Drive Timing Chart (Horizontal Sync) Center Scan Mode 2 (High-speed Sweep) ("d")




- 23 -

Drive Timing Chart (Vertical Sync) Field Readout Mode




Drive Timing Chart (Vertical Sync "a", "b" Enlarged) Field Readout Mode




- 25 -

Drive Timing Chart (Horizontal Sync) Field Readout Mode



Notes on Handling



- 1) Static charge prevention
CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.
 - a) Either handle bare handed or use non-chargeable gloves, clothes or material.
Also use conductive shoes.
 - b) When handling directly use an earth band.
 - c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
 - d) Ionized air is recommended for discharge when handling CCD image sensor.
 - e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.
- 2) Soldering
 - a) Make sure the package temperature does not exceed 80°C.
 - b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a 30W soldering iron with a ground wire and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
 - c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero cross On/Off type and connect it to ground.
- 3) Dust and dirt protection
Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operation as required, and use them.
 - a) Operate in clean environments (around class 1000 is appropriate).
 - b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
 - c) Clean with a cotton bud and ethyl alcohol if the grease stained. Be careful not to scratch the glass.
 - d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
 - e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.
- 4) Do not expose to strong light (sun rays) for long periods. For continuous using under cruel condition exceeding the normal using condition, consult our company.
- 5) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- 6) CCD image sensors are precise optical equipment that should not be subject to too much mechanical shock.
- 7) Eclipse (to get dark around the four corners of the picture) may occur when some object lenses are in the



Package Outline

Unit: mm

14 Pin DIP (200mil)



1. "A" is the center of the effective image area.
 2. The point "B" of the package is the horizontal reference. The point "B'" of the package is the vertical reference.
 3. The bottom "C" of the package is the height reference.
 4. The center of the effective image area relative to the center of the package (*) is (H, V) = (0.0) ± 0.15mm.
 5. The rotation angle of the effective image area relative to H and V is ± 1°.
 6. The height from the bottom "C" to the effective image area is 1.41 ± 0.15mm.
 7. The tilt of the effective image area relative to the bottom "C" is less than 60µm.
 8. The thickness of the cover glass is 0.75mm, and the refractive index is 1.5.
- * Center of the package: The center is halfway between two pairs of opposite sides, as measured from "B", "B'".

PACKAGE MATERIAL	Ceramic
LEAD TREATMENT	GOLD PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE MASS	0.60g
DRAWING NUMBER	AS-C17-01(E)